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 A circuit technique for designing a compact low-voltage current-mode 
multiplier/divider circuit in CMOS technology is presented.  It is based on 
the use of a compact current quadratic cell able to operate at low supply 
voltage.  The proposed circuit is designed and simulated for implementing in 
TSMC 0.25-m CMOS technology with a single supply voltage of 1.5 V.  
Simulation results using PSPICE, accurately agreement with theoretical ones, 
have been provided, and also demonstrate a maximum linearity error of 
1.5%, a THD less than 2% at 100 MHz, a total power consumption of 508 
W, and -3dB small-signal frequency of about 245 MHz. 
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1. INTRODUCTION 
Analog multipliers and dividers are very useful sub-circuits in a wide range of signal processing and 
conditioning applications, such as, analog computation circuits, fuzzy logic controllers and instrumentation 
systems [1]. They can also be used in communication systems as a programming circuit element, such as, 
peak detectors and amplitude modulators [2]. Based on the well known current-mode approach, the current 
multiplier/divider circuit can achieve low supply voltage, low power consumption, large dynamic range, and 
wide bandwidth. Accordingly, several recent works on analog CMOS current-mode multiplier/divider 
circuits have been proposed in the literature [3]-[12]. The design approach takes either the exponential I-V 
relationship of MOS transistors in weak inversion [3]-[6] or their square-law behavior in strong inversion  
[7]-[12]. In [3]-[5], the translinear loops with MOS transistors operating in the weak inversion mode are used 
to implementing multiplication and division. The realized circuits are therefore suitable for low-voltage 
operation and low-power consumption. However, the main limitation of these circuits is that the input 
dynamic range is very small. The circuits presented in [6]-[10] are not well-suited for low-voltage and low-
power applications. A 1.5-V CMOS current multiplier/divider circuit has been reported in [11]. The circuit is 
based on the use of four compact voltage-to-current converter cells, and also requires additional circuit 
components to realize the sum and difference of the two input signals ix and iy (ix + iy and ix - iy), which means 
that the resulting circuit is relatively complex. Additionally, in order to increase an upper -3dB small-signal 
bandwidth, many analog function circuits can be achieved by utilizing the square-law characteristic of MOS 
transistors operated in saturation mode [12].   
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To this aim, we present a compact CMOS current-mode four-quadrant multiplier and two-quadrant 
divider circuit based on the current quadratic cell. The circuit relies on the square-law characteristic of the 
MOS transistor operating in the saturation region. The proposed circuit achieves simultaneous multiplication 
and division operations with no additional circuitry. Simulated results in TSMC 0.25-m CMOS technology 
demonstrated that the typical power consumption is only 508 W from a single 1.5 V supply voltage, and the 
linearity error is approximately 1.5% for input range up to ±40 A. Also, the total harmonic distortion is less 
than 2% at 100 MHz. Moreover, its -3dB bandwidth of 245 MHz is achievable. 
 
 
2. CIRCUIT PRINCIPLE AND DESCRIPTION 
2.1. Current quadratic cell 
Figure 1 shows a current quadratic cell (M1-M4), which is a modified version of the well-known 
current squaring circuit introduced in [13]. The circuit directly exploits the square-law model of an MOS 
transistor operated in saturation, described by the following relation: 
 
 2TGSD VVKI   (1) 
 
where ID is the drain-to-source current, VGS is the gate-to-source voltage, VT is the threshold voltage,
L
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
 is the transconductance parameter,  is the carrier mobility, Cox is the gate capacitance per unit 
area of the gate oxide, W and L are the channel width and length, respectively. Assumed that all transistors 
are well matched and biased in the saturation region, the bias voltage VB is assumed as:   
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where VGSi is the VGS of the transistor Mi (for i = 1, 2, 3, 4).  Since the drain current ID1 of M1 is equal to  
ii1 + io1, the gate-to-source voltage VGS1 can be derived as: 
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Using Equations (1) to (3), the output current io1 of the squarer of Figure 1 is obtained as: 
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As apparent, the output current io1 of the cell results in quadratic relation with the input current ii1 
divided by the bias current IB.   
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Figure 1. Current squarer cell 
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2.2. Current follower circuit 
Figure 2 shows the basic current follower circuit, which is constructed by n-type current mirror (M5-
M6) and p-type current mirror (M7-M8). Assuming M5-M8 to be operating in the saturation region, the drain 
currents ID5 and ID7 of the transistors M5 and M7 according to Equation (1) can be expressed as, respectively, 
 
 225 TNiD VVKI   (5) 
 
and 
 
 227 TPiD VVVKI   (6) 
 
where VTN and VTP are the threshold voltage (VT) of the NMOS and PMOS, respectively. Assume that VTN be 
identical to VTP, i.e. VT  VTN  VTP, then the input current ii2 is simply given by 
 
    2222752 TiTiDDi VVVVVKIIi   (7) 
 
By the same way as that used to derive ii2, the output current io2 of Figure 2 can be found to be: 
 
    2222862 TiTiDDo VVVVVKIIi   (8) 
 
Thus, Equations (7) and (8) yields 
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Figure 2. Basic current follower circuit 
 
 
2.3. Proposed current multiplier/divider circuit  
The circuit configuration capable of performing both current multiplication and division is shown in 
Figure 3. The core elements are the current biquadratic cells M1A-M2A, M1B-M2B and M1C-M2C corresponding 
to those shown in Figure 1, in which the sharing bias voltage VB is provided by transistors M3-M4. The x-
input and y-input current signals (iiA = ix and iiB = iy) and the sum of ix and iy (iiC = ix + iy) for the three squarer 
cells are generated by the current follower circuits M5A-M10A and M5B-M10B of Figure 2. From the squarer 
shown in Figure 1, we see that the bias current IB in Equation (4) is in the denominator. Thus, for the 
proposed circuit shown in Figure 3, if IB is considered as the third input iz, then it can be shown that this 
circuit may be performed as a current divider. According to Equation (4), the output currents ioA, ioB and ioC of 
the three squarers in Figure 3 are given by, respectively: 
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and 
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The current mirror circuit M14-M15 performs signal current summation at an output node. The output 
current (iout) of this multiplier is therefore: 
 
oBoAoCzout iiiii  . (13) 
 
Substituting Equations (10) into (13), we have: 
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The equation clearly shows that the circuit of Figure 2 operates as the four-quadrant current 
multiplication between ix and iy, or the two-quadrant current division between ix (or iy) and iz, with the 
conversion gain of 1/8.   
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Figure 3. Proposed current-mode multiplier/divider circuit 
 
 
3. MISMATCH ANALYSIS 
This section discusses in detail the important effects of various mismatches introduced in the 
proposed circuit operation. These effects mainly include channel length modulation, input current mismatch 
and transistor mismatch. However, practically, the channel effect modulation can be reduced by using long-
channel devices. Therefore, the important errors due to the input current mismatch and transistor mismatch 
are considered in this section. 
 
3.1. Input current mismatch 
If the current mirrors consisting of M5A-M10A, M5B-M10B and M11-M13 do not work properly, the 
output currents of these mirrors can be modeled as: 
 
xxiA ii   (15) 
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and 
 
zzoD ii   (18) 
 
where x, y, xy and z are the mismatch percentages of ix, iy, (ix + iy) and iz, respectively. Substituting 
Equations (15) to (18) into (10)-(13) yields the output current i

out due to input-current mismatching effect as 
follows: 
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This result obviously shows that the mismatching effect seems to produce an error () and the output 
offset current (IOS). From Equation (20), the error  decreases with increasing the input current iz. 
Furthermore, for nominal values of all parameters with |x|  1%, |y|  1% and |xy|  1%, the worst-case 
estimate of IOS introduced by the input current mismatch is therefore less than 0.5%. 
 
3.2. Transconductance parameter mismatch 
In the matched case, transistors M1i and M2i (i = A, B, C) of the current squarer circuit in Figure 3 
are assumed to be well matched. However, to consider the mismatching effect situation, it is assumed that the 
transconductance parameters of M1i and M2i are respectively equal to K and K + k, where k is the mismatch 
percentage of the transconductance parameter.  With considering this mismatching effect, the output current 
i

out can be given by:  
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Above relations indicate that the mismatch of K seems to generate the output current deviation () 
and the offset current (IOS). To evaluate this mismatching effect, considering the typical set of device 
parameters is, for example, if |k|  1% and iz = 40 A. The maximum  and IOS are equivalent to < 1.1% and 
< 0.5%, respectively.   
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3.3. Threshold voltage mismatch 
Considering a worst case scenario in which the threshold voltage (VT) of M1i and M2i are 
mismatched, for example, VT1 = VTN and VT2 = VTN + T where T is the percentage variation of VTN.  
Therefore, including this effect, the output current deviation from that given in Equation (14) will be obtained 
as: 
 
z
Tout
i
K
i  . (25) 
 
It is evident that the threshold voltage mismatch will contribute leads to the output offset current, 
which is proportional to iz. 
 
 
4. COMPUTER SIMULATION AND PERFORMANCE VERIFICATION 
The performances of the proposed current multiplier/divider circuit of Figure 3 were verified by 
PSPICE simulation with TSMC 0.25-m CMOS technology. The aspect ratios of all transistors in Figure 3 
are provided in Table 1. The supply voltage (+V) used in simulations was 1.5 V.   
Figure 4 shows the simulated DC current transfer characteristic of the proposed multiplying circuit 
of Figure 3, when the input currents ix and iy are continuously scanned from -40 A to 40 A with 10-A 
step size. According to the simulation results, the maximum error is around 1.5% for input signal swings up 
to ±40 A, and the maximum power consumption is found to be around 508 W, at ix = iy = iz = 40 A. The 
total harmonic distortions (THDs) of the output current against the input current amplitude at 1 MHz,  
10 MHz and 100 MHz are simulated and given in Figure 5. The simulations have been performed by varying 
the amplitude of ix from 5 A to 60 A, while keeping iy and iz constant at 40 A (peak).  It can be observed 
that all the simulated THDs are found to be less than 2% for ix having peak amplitude as large as 40 A 
(peak).    
 
 
Table 1. Transistor Aspect Ratios of the Proposed CMOS Current Multiplier/Divider of Figure 3 
Transistors W/L (µm/µm) 
M1A - M2A, M1B - M2B, M1C - M2C 7/0.25 
M3 - M4 8.5/0.25 
M5A - M7A, M5B - M7B 17/0.25 
M11 - M12, M14 - M15 17/0.25 
M8A - M10A, M8B - M10B 0.75/0.25 
M13 13/0.25 
 
 
ix (µA)
-40 -20 0 20 40
i o
u
t 
(µ
A
) 
-5
0
5
iy = 40 µA
iy = -40 µA
 
 
Figure 4. DC current transfer characteristics of the proposed multiplier in Figure 3 
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Figure 5. Proposed current-mode multiplier/divider circuit 
 
 
Figure 6 illustrates the DC transfer function of the proposed current divider circuit under iy = 40 A, 
iz swept from 30 A to 60 A, and ix ranging from -40 A to 40 A in 10-A steps. To obtain simulated 
transient responses of the proposed divider circuit, the input currents ix and iy are applied as constant DC 
currents with amplitude of 40 A (peak), while the input current iz is a 1-MHz triangle wave with amplitude 
of 30 A (initial value of iz is 30 A). The resulting output current iout obtained from the simulations is shown 
in Figure 7. It is seen that the characteristic of iout of the circuit performs approximately the divider operation 
as expected. 
Figure 8 shows the simulated input and output waveforms of the proposed multiplier, when a  
1-MHz sinusoidal current signal with an amplitude 40 A was applied to input ix (= iy) while a 40-A 
constant DC current was applied to input iz. Its output error between calculated and simulated values is also 
plotted in the lowest trace of Figure 8. The worst-case output error is lower than 0.2%. The proposed current 
multiplier circuit of Figure 3 was also used to implement as an amplitude modulating operation. From 
simulations, the input and output waveforms are demonstrated in Figure 9, where a 1-MHz sinusoidal carrier 
(iy) is multiplied by a 100-kHz sinusoidal modulating signal (ix). As seen, the performance of the circuit 
achieves the multiplication of two current signals properly.   
Figure 10 shows the simulation of the circuit’s frequency characteristic, when ix was a sinusoidal 
current with an amplitude of 20 A, while iy and iz were constant currents equal to 20 A. The result 
indicates the circuit has a -3dB small-signal bandwidth of approximately 245 MHz.    
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Figure 6. DC current transfer characteristics of the proposed divider in Figure 3 
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Figure 7. Transient responses of the proposed current divider 
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Figure 8. Simulated results of the proposed current multiplier, when performing as a frequency doubler 
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Figure 9. Simulated results of the proposed current multiplier, when performing as an amplitude modulator 
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Figure 10. Frequency response of the proposed circuit 
 
 
5. SUMMARY 
In conclusion, a four-quadrant current multiplier and a two-quadrant current divider are presented.  
It is designed by using a very compact current quadratic cell together with simple current mirrors, allowing 
low-power, low-voltage and high-frequency requirements. All simulations were performed by PSPICE 
assuming TSMC 0.25-m CMOS technology.  Simulation results demonstrate that the total power dissipation 
< 508 W from a single 1.5 V supply, THD of < 2% for 40 A peak, linearity error of < 1.5%, and a small-
signal bandwidth of 245 MHz. 
 
 
ACKNOWLEDGEMENT  
This work was supported by King Mongkut’s Institute of Technology Ladkrabang Research Fund 
[grant number KREF116001]. 
 
 
REFERENCES 
[1] M. Ismail and T. Feiz, “Analog VLSI Signal and Information Processing,” McGraw-Hill, 1994.   
[2] T. Suzuki, et al., “Design and simulation of 4Q-multiplier using linear and saturation regions of MOSFET 
complementally,” IEICE Trans. Fundamentals, vol. E85-A, pp. 1242-1248, 2002.   
[3] C. C. Chang and S. I. Liu, “Weak inversion four-quadrant multiplier and two-quadrant divider,” Electron. Lett.,  
vol. 34, no. 22, pp. 2079-2080, 1998. 
[4] B. M. Wilamowski, “VLSI analog multiplier/divider circuit,” Proc. IEEE Sym. Industrial Electron., vol. 2,  
pp. 493-496, 1998.    
[5] A. Mahmoudi, et al., “A novel current-mode micropower four-quadrant CMOS analog multiplier/divider,” Proc. 
IEEE Conf. Electron Devices and Solid-State Circuits, pp. 321-324, 2007.   
[6] A. J. L. Martin and A. Carlosena, “Current-mode multiplier/divider based on the MOS translinear principle,” 
Analog Integr. Circ. Sig. Process., vol. 28, pp. 265-278, 2001. 
[7] S. I. Liu and C. C. Chang, “CMOS analog divider and four-quadrant multiplier using pool circuits,” IEEE J. Solid-
State Circuits, vol. 30, pp. 1025-1029, 1995.   
[8] H. Wasaki, et al., “Current multiplier/divider circuit,” Electron. Lett., vol. 27, no. 6, pp. 504-506, 1991. 
[9] S. Menekay, et al., “Novel high-precision current-mode multiplier/divider,” Analog Integr. Circ. Sig. Process,  
vol. 60, pp. 237-248, 2009.    
[10] A. Alikhani and A. Ahmadi, “A novel current-mode four-quadrant CMOS analog multiplier/divider,” Int. J. 
Electron. Commun. (AEU), vol. 66, pp. 581-586, 2012.    
[11] C. A. De La Cruz-Blas, et al., “1.5 V four-quadrant CMOS current multiplier/divider,” Electron. Lett., vol. 39,  
no. 5, pp. 434-436, 2003.   
[12] C. Popa, “Improved accuracy current-mode multiplier circuits with applications in analog signal processing,” IEEE 
Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 2, pp. 443-447, 2014.    
[13] K. Bult and H. Walliga, “A class of analog CMOS circuits based on the square-law characteristic of an MOS 
transistor in saturation,” IEEE J. Solid-State Circuits, vol. SC-22, no. 3, pp. 357-365, 1987. 
 
 
 
 
Int J Elec & Comp Eng  ISSN: 2088-8708  
 
1.5-V CMOS Current Multiplier/Divider (Jetsdapora Satansup) 
1487 
BIOGRAPHIES OF AUTHORS 
 
 
Jetsdaporn Satansup received his B.Eng. and M.Eng. in Control Enigneering, and D.Eng. in 
Electrical Engineering all from Faculty of Engineering, King Mongkut’s Institute of Technology 
Ladkrabang (KMITL). At present, he is an Assistant Professor in Department of Instrumentation 
Engineering, Rajamangala University of Technology Rattanakosin (RMUTR). His research 
interests are in analog circuit design and microelectronics.   
 
 
 
Worapong Tangsrirat received his B.Ind.Tech. degree (Honors) in Electronics Engineering, and 
M.Eng. and D.Eng. degrees in Electrical Engineering all from Faculty of Engineering, King 
Mongkut’s Institute of Technology Ladkrabang (KMITL), Bangkok, Thailand, in 1991, 1997, 
2003, respectively.  Since 1995, he has been a faculty member at KMITL, where he is currently a 
Professor in Department of Instrumentation and Control Engineering. His research interests are 
mainly in analog signal processing and integrated circuits, current-mode circuits, and active filter 
and oscillator design. 
 
